Signal Processing and Speech Communication Laboratory
hometheses & projects › Modeling and Simulation of Error Correction Encoding for Networks-on-Chip

Modeling and Simulation of Error Correction Encoding for Networks-on-Chip

Status
Finished
Type
Master Thesis
Announcement date
01 Jan 2009
Student
Lauter Robert
Mentors
Research Areas