Signal Processing and Speech Communication Laboratory
homeresearch projects › CD-Laboratory for Nonlinear Signal Processing, Module F: Digital synthesizers for gigahertz-range fast frequency-hopping systems (Phase-Locked-Loop - PLL)

CD-Laboratory for Nonlinear Signal Processing, Module F: Digital synthesizers for gigahertz-range fast frequency-hopping systems (Phase-Locked-Loop - PLL)

Period
2006 — 2009
Funding
Christian-Doppler Forschungsgesellschaft, CDG (Österreich)
Partners
  • 1 Großunternehmen (Österreich)
  • Institut für Signalverarbeitung und Sprachkommunikation
  • Nicola Da Dalt
Research Areas
Contact
Members

    High-frequency fast frequency-hopping systems require frequency synthesizers to provide multi-gigahertz clocks with a band switching time on the order of few tens of nanoseconds, posing difficult challenges with respect to noise, sidebands, and power dissipation. Conventional phase-locked loop (PLL)-based synthesizers are simply ill-suited due to the long settling times, which are typically tens of microseconds. Recent research has pushed the development of digital-based low-noise high-frequency synthesizers where the traditional analog forward path is replaced by a digital processing core and the VCO is replaced by a Digitally Controlled Oscillator (DCO). The advantages of such architectures include: friendly implementation in newest digital CMOS technologies, improved testability, robustness against PVT variations, low sensitivity to external noise sources, enhanced programmability. Since the frequency control information is stored in digital form in the loop and the DCO can be switched within few nanoseconds from one frequency to another. There are quite a number of aspects which have to be deeply investigated in a feasibility study. These include: 1. Digital phase detector topologies 2. Digital loop filter topologies 3. DCO architectures 4. Phase noise performance 5. Limit cycles and spurs in the spectrum due to the quantization of the phase information 6. How to assure a virtually zero locking time when switching bands 7. Number of supportable bands 8. Area and power consumption estimation